



[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Site Map](#)

## AbstractPlus

[View TOC](#)

### Access this document

Full Text: [PDF 182 KB]

### Download this citation

Choose [Citation & Abstract](#) ▾

Download [ASCII Text](#) ▾

[Download](#)

[» Learn More](#)

[BROWSE](#) [SEARCH](#) [IEEE XPOLORE GUIDE](#) [SUPPLIES](#)

## Using RTL-to-C++ translation for large soc co engineering: a case study

Stoye, W., Greaves, D., Richards, N., Green, J.  
Tension Technology EDA;

This paper appears in: [Electronics Systems and Technology](#)  
Publication Date: Feb. 2003

Volume: 1, Issue: 1

On page(s): 20-25

ISSN: 1479-8336

Posted online: 2003-04-29 13:08:55.0

### Abstract

Not Available

### Index Terms

Inspec

#### Controlled Indexing

Not Available

#### Non-controlled Indexing

Not Available

### Author Keywords

Not Available

### References

No references available on IEEE Xplore.

### Citing Documents

No citing documents available on IEEEExplore.

[View TOC](#) | [Email](#) | [Top](#)

[Help](#) [Contact Us](#) [Security](#)

© Copyright 2007  
RSC Publishing

Indexed by  
 Inspec







"to" is a very common word and was not included in your search. [\[detail\]](#)

**Scholar All articles Recent articles Results 1 - 10 of about 13 for translating verilog to c++**

### All Results

[A Ghosh](#)

[G De Micheli](#)

[S Liao](#)

[J Kunkel](#)

[L Séméria](#)

[Hardware synthesis from C/C++](#)

A Ghosh, J Kunkel, S Liao - Proceedings of the conference on Design, automation and test ..., 1999 - portal.acm.org

... translation time, but eliminates bugs during **translation** which can ... sub- ty; ing and

virtual function facilities of C++. ... similar to always blocks in Verilog or a ...

[Cited by 40 - Related Articles - Web Search](#)

[Hardware synthesis from C/C++ models - group of 18 »](#)

G De Micheli - Design, Automation and Test in Europe Conference and ..., 1999 - ieeexplore.ieee.org

... circuits and systems using C/C++, perform functional simulation, and then **translate**

the portion ... description language (HDL), such as **Verilog HDL** or ...

[Cited by 48 - Related Articles - Web Search](#)

[A C++ ASIC Design Methodology Facilitated by a C++-Verilog](#)

[Translator](#)

D Joyce, A Nowatzky, R Stets - 10th International HDL Conference, 2001 - research.compaq.com

... We decided to investigate tools for **C++ to Verilog translation**. In ... The L1

C++ code was then ready for **translation to Verilog**. For ...

[Cited by 1 - Related Articles - View as HTML - Web Search](#)

[A survey of techniques used in the synthesis of hardware from C/C++ as a part of hardware/software ...](#)

K Ramani, RL Haggard - Southeastern Symposium on System Theory,

2001. Proceedings ..., 2001 - ieeexplore.ieee.org

... The second method to synthesize the C/C++ into hardware is to translate a subset

of C into an HDL (VHDL or Verilog) that will eventually be synthesized by ...

Cited by 2 - Related Articles - Web Search - BL Direct

Using C-to-C++ translation for large soc concurrent engineering: a case study - group of 2 »

W Stoye, D Greaves, N Richards, J Green, TT EDA - Electronics Systems and Software, 2003 - ieeexplore.ieee.org

... This work had produced a simple **translation** tool for converting Verilog into C with

a number of desirable ... VTOC converts synthesisable **Verilog** into C++. ..

Web Search

Neworked object oriented verification with C++ and Verilog - group of 4 »

G Dearh, S Meeth, P Whittemore - Verilog HDL Conference and VHDL International Users Forum, ..., 1998 - doi.ieeecs.org

... Module (C/C++) ... The stub is responsible for ensuring logical signal propagation

throughout the Verilog processes. Address **Translation Interface** (ATI) ...

Related Articles - Web Search

Designers May Find C++ to Their Liking - group of 4 »

M Saito - INTEGRATED SYSTEM DESIGN, 2001 - eedesign.com

... convert the C or C++ description to Verilog or VHDL ... Or they do not convert the

C/C++ model, but ... multiple system tests to verify that the **translation** is accurate ...

Cached - Web Search - BL Direct

Methodology for hardware/software co-verification in C/C++(short paper) - group of 2 »

L Séméria, A Ghosh - Proceedings of the 2000 conference on Asia South Pacific ..., 2000 - portal.acm.org

... as the co-simulation of C and Verilog HDL or ... In a C/C++-based methodology, designer

productivity can ... significantly because one can eliminate **translation** from a ...

Cited by 75 - Related Articles - Web Search

The case for C/C++ hardware design - group of 2 »

R Allen, D Gajski - EEDesign, June, 2000 - eedesign.com

... is dominated by the use of Verilog and VHDL ... C++ extends the basic computational facilities in C to ... Technically, translating C directly into silicon is not a ...

Cited by 1 - Related Articles - Cached - Web Search

System and method for system level and circuit level modeling and design simulation using C++ - group of 3 »

S Li, S Tjiang, R Gupta - US Patent 6,152,612, 2000 - Google Patents

... 235 C++ Library: Timing Constructs Thread / Co-Routine Library  
127) 210 ... 720 FIG.

1 1A /\* translation to char \*/ const char stdjlogic::to\_char\_table [Ns1]  
= ...

Cited by 14 - Related Articles - Web Search

Google ▾

Result Page: 1 2 [Next](#)

Translating verilog to c++

[Search](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2007 Google